DDS原理简介(中文)

DDS\n\n1\n\n11\n\n1\n\n\n\n\r\n

\n\n\r\n

Direct Digital Synthesizer !"\r#$%!& \n \n\r\n

'()*)+ 567\n\n*,- ROM*D/A ./0123LPF4%DDS 689:\n\nN \r>?\r\n

K\n\nN () )+ )+\n\nS(n) D\n\nS(t)\n\nROM\n\nD/A\n\nLPF\n\n>?\r\n

2F()

' ISE IP Core * *M $ 6D D() `B IP Core< Accumulator %

3F)+

?@A 2&)+ D!& >? 0 >? 8 L G8 L )+ L !& I=L P]1 QP >? 8 P1 L G9 L )+ %2^IP Core< Adder & Subtracter % 4F +

?@A< + > P]1 D2 ^ *'1 0% 2^IP Core< Multiplier D I2%

5F ,-

,- >,- FD FI78$E,-%2^IP Core< Single Port Block Memory % Z3'Matlab 3 %

'Q T 678:

62%3DDS 62 4

1 "#$% &' >? :00000001 >? :00000000 >? :0

2 "($% &' >? :00100000 >? :00000000 >? :0

>? :00000001 >? :01000000 >? :0

4 "($% )' >? :00100000 >? :01000000 >? :0

>? :00000001 >? :0000000 >? :1

6 "($% *+ >? :00100000 >? :0000000 >? :1

?@A- \\% FPGA !& D! 2'() *)+ * + *,- % Z * JN>*WX0 X *!)$ "6%?T U#$ !)* !)* BC D I *HI G;] % @A * !)$ "6%^^ JN%,*JE,B X%&D' ()^ T U@A*+D I2^")>? *

1F Dan Morelli%Modulating Direct Digital Synthesizer in a QuickLogic FPGA%QuickLogic D2002

2F U-.D/0%1 FPGA @A0 %23# $ D2001

3F450%1 DDS#$ X] %6 237% D2000 4F :;D Z<%CPLD/FPGA ; = >?%237@ [A D2003 5F BC D D B E F%CPLD/FPGA= P %237@ [A D2002 6F G HI D JK%VHDL X3L=]^P MN2O@A%6 23P# ,Q [A D1997

7F James R.Armstrong D F.Gail Gray D RS H D T U VW%VHDL@A X9 0< %Y Z7@ [A D2002

8F T[D\\>]D C ^%Xilinx ISE5.x M _,%`a 2 [A D2003 9F Xilinx%Xilinx ISE6Software Manuals%Xilinx D2003